

CLAIMS

What is claimed is:

- 5 1. A structure of nonvolatile memory array, comprising:
a substrate;
a plurality of isolation region in said substrate;
a buried conductive region between said isolation regions,
wherein said buried conductive region is perpendicular to said isolation
10 region; and
a plurality of gate structure on said substrate.
- 15 2. The structure according to claim 1, wherein said isolation
region is shallow trench isolation.
3. The structure according to claim 1, wherein a depth of said
buried conductive region is less than a depth of said isolation region.
- 20 4. The structure according to claim 1, wherein said gate
structure comprises at least a polysilicon layer.
5. The structure according to claim 1, further comprising a
plurality of contact on said substrate.
- 25 6. The structure according to claim 1, wherein said buried
conductive region is a source line.
7. The structure according to claim 1, further comprising a

plurality of drain region in said substrate.

8. The structure according to claim 1, wherein said buried
conductive region is on a surface of said substrate, such that said
5 buried conductive region is not under said isolation region.

9. A structure of nonvolatile memory array, comprising:
a substrate;
a plurality of isolation region in said substrate;
10 a plurality of gate structure on said substrate;
a buried source line between said isolation regions, wherein
said buried source line is perpendicular to said isolation regions; and
a plurality of drain region in said substrate.

15 10. The structure according to claim 9, wherein said isolation
region is shallow trench isolation.

11. The structure according to claim 9, wherein a depth of said
buried source line is less than a depth of said isolation region.

20 12. The structure according to claim 9, wherein said gate
structure comprises at least a polysilicon layer.

13. The structure according to claim 9, further comprising a
25 plurality of contact in said substrate.

14. A source line structure of a nonvolatile memory array,
comprising:

a substrate;
a plurality of isolation region in said substrate; and
a buried conductive region between said isolation regions,
wherein said buried conductive region is perpendicular to said isolation
5 regions.

15. The structure according to claim 14, wherein said buried
conductive region is on a surface of said substrate.

10 16. The structure according to claim 14, wherein a depth of
said buried conductive region is less than a depth of said isolation
region.

15 17. The structure according to claim 14, wherein said isolation
region is shallow trench isolation (STI).

18. The structure according to claim 14, further comprising a
plurality of gate structure on said substrate.

20 19. The structure according to claim 18, wherein said gate
structure comprises at least a polysilicon layer.

25 20. The structure according to claim 14, wherein said buried
conductive region is on a surface of said substrate, such that said
conductive region is not under said isolation regions.